Never mind, I think it's "caused" by the use of the CFLAGS -pedantic. Taking the CFLAGS away gets the compile past that. Now another error crops up. Not a programmer ...
The data objects in VHDL and Verilog form expression operands. Knowing the operand differences between the two HDLs helps you write more efficient chip-design code. Expressions consist of operators ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results